WP2.2 Slab Data Paths



- Plan:
 - emulate multiple VFE chips on long PCBs
 - study the transmission behaviour (data, clock, controls..)
 - optimise VFE PCB for the required data rates
- Needs:
 - Segmented Test Slab PCBs
 - FPGAs emulating VFE chips: pVFEs
 - FE boards for distribution and reception of signals and services



CALICE-UK 03-11-2006

VFE PCB progress:



- Features thin (64mum) layers and narrow (75mum) traces
- Traces for various clock distr. schemes and/or readout architectures
- Rows of 4 FPGAs/board
- Every FPGA mimics 2 VFE chips



ØBoard schematics are 'finished'ØPCB layout completed

FPGA Firmware for VFE emulation



- 'official' VHDL code obtained from VFE chip designers at LAL (thanks!)
- VHDL code adapted for FPGA synthesis
- testbench for pVFE in VHDL



CALICE-UK 03-11-2006

Evaluation board for tests

- Purchased Xilinx Digilent evaluation board
- Spartan 3E FPGA suits our tests: many output standards and speeds supported
- Versatile test system: 32MB SRAM, RS232, USB, Ethernet 10/100, user connectors, etc.
- Excellent price/performance





pVFE simulation





- ü Synthesized VFE VHDL code usingXilinx coregen RAM
- ü Two pVFEs+testbenches running on evaluation board (X3S500E device)
- ü Design fits into envisaged pVFEFPGA and yet leaves room forextras:
 - ü 25% of logic used
 - ü 83% of block RAM used.
- ü Preliminary code available for alternative pVFE implementation

High data rate alternative



- q Low output data rate relies on effective zero-suppression
- q Assumed: low noise and low occupancy
- If assumptions prove wrong,
 much higher data rates are to
 be expected
- q Investigate high-rate capability of slab data path



•ATLC/SPICE simulation of fast signals over PCB traces

•Spartan3E supports output rates of ~200MHz

pVFE firmware current status:



- ü Preliminary system in place,:
 - ü Data Generator
 - ü pVFE controller
 - ü Serial transmission (by DHCAL emulator)
 - ü Receiver





Outlook and plans:



ØManufacture VFE PCB panels (very) soon
ØDefine FE board requirements and interface
ØContinue firmware development for pVFE and FE
ØThink of interface with outside world...



Maurice Goodrick, Bart Hommels