







TOP

- SC1 ● X=167.000, Y=46.999
- SC2 ● X=32.999, Y=46.999
- SC3 ● X=32.999, Y=200.999
- SC4 ● X=167.000, Y=200.999



HEP, Imperial College, London		
Title: USBDAQ/WR238	Engineer:	
Subtitle:	Drawn by:	
v2.0		Ver:
Sheet: 1	of: 6	Date: 23.4.07



Pin	Signal	Signal	Signal
1	D0	17	D1
2	D2	18	D2
3	D4	19	D3
4	D5	20	D4
5	D6	21	D5
6	D7	22	D6
7	D8	23	D7
8	D9	24	D8
9	D10	25	D9
10	D11	26	D10
11	D12	27	D11
12	D13	28	D12
13	D14	29	D13
14	D15	30	D14
15	D16	31	D15
16	D17	32	D16
18	D18	33	D17
19	D19	34	D18
20	D20	35	D19
21	D21	36	D20
22	D22	37	D21
23	D23	38	D22
24	D24	39	D23
25	D25	40	D24
26	D26	41	D25
27	D27	42	D26
28	D28	43	D27
29	D29	44	D28
30	D30	45	D29
31	D31	46	D30

!! Value reset on these caps, rather than generate new #001 24.4.07

add check PULLUPS AND RESISTORS AND DECOUPLING FOR PLUTIFLOW FLASH

- DND
- D-1.5V
- D-3V
- D-3.3V
- D-5V
- VCC_3.3V
- VCC_5V
- VCC_AUX
- VCC_INT
- VCC_SW
- VCC_SW_1
- VCC_SW_2
- VCC_SW_3
- VCC_SW_4
- VCC_SW_5
- VCC_SW_6
- VCC_SW_7

HEP, Imperial College, London	
Title: USBHQ/H228	Engineer:
SubTitle:	Drawn by:
Sheet 4	of 6
Date: 23.4.07	







change symbol sometime...still thinks its 48way

BANK 0


BANK 1

BANK 2

BANK 3




RESISTORS PLACE NEAR FPGA WITHIN 2CM MAX CLEARER/EASIER TO PLACE ON THIS SHEET THAN ON FPGA BLOCK




HEP, Imperial College, London	
Title: USBDRQ/WR238	Engineer:
SubTitle: v2.0	Drawn by:
Sheet: 5	Date: 23.4.07

change symbol sometime...still thinks its 48way





BANK 4



BANK 5





BANK 7




HEP, Imperial College, London		
Title: USBDAQ/W238	Engineer:	
SubTitle:	Drawn by:	
v2.0	Ver:	
Sheet: 6	of: 6	Date: 23.4.07



USB 2.0
 [IDAQ USB X = 1.185"]
 90 Ohm +/- 10% differential trace for DP/DM
 NOTE: Must read PCB layout guidelines in SX2 manual (p.49)




40MHz Clock




100MHz Clock




HEP, Imperial College, London	
Title: USBDAQ/WR238	Engineer:
Subtitle:	Drawn by:
v2.0	
Sheet: 3	Date: 23.4.07
of: 5	Ver:





Please see layout guidelines in datasheets for both these regulators.





Indicator LEDs: Silk voltage




looked again at the datasheet and it is 10pF. Matt, 29.01.07
Equation13, datasheet!



Added D+2.5V_AUX power connection here, doubled pins. Matt, 29.01.07



I'd like to add this zero ohm link if possible. Matt, 29.01.07



HEP, Imperial College, London	
Title: USBDAQ/HR238	Engineer:
SubTitle: v2, 0	Drawn by:
Sheet: 2	Ver:
of: 6	Date: 23.4.07