### MAPS ECAL





SiD Workshop RAL 14-16 Apr 2008

<u>Nigel Watson</u> Birmingham University

- Overview
- Testing
- Summary





For the CALICE MAPS group J.P.Crooks, M.M.Stanitzki, K.D.Stefanov, R.Turchetta, M.Tyndel, E.G.Villani (STFC-RAL) J.A.Ballin, P.D.Dauncey, A.-M.Magnan, M.Noy (Imperial) Y.Mikami, T.Martin, O.D.Miller, V.Rajovic, NKW, J.A.Wilson (Birmingham)

### **MAPS ECAL:** basic concept



• Swap ~0.5×0.5 cm<sup>2</sup> Si pads with small pixels

- "Small" := at most one particle/pixel
- 1-bit ADC/pixel, i.e. Digital ECAL



- EM shower core density at 500GeV is ~100/mm<sup>2</sup>
- Pixels must be<100×100 $\mu$ m<sup>2</sup>
- Our baseline is  $50 \times 50 \mu m^2$
- Gives ~10<sup>12</sup> pixels for ECAL -"Tera-pixel APS"



## **TPAC1** overview

- 8.2 million transistors
- 28224 pixels; 50 µm; 4 variants
- Sensitive area 79.4mm<sup>2</sup>
- Four columns of logic+SRAM
  - Logic columns serve 42 pixel "region"
  - Hit locations & (13 bit) timestamps
  - Local SRAM
  - 11% deadspace for readout/logic
- Data readout
  - Slow (<5 MHz) train buffer</p>
  - Current sense amplifiers
  - Column multiplex
  - > 30 bit parallel data output





## **TPAC1** overview



### **Beam background**



### Progress with sensor tests

### SID Workshop Sensor testing



- Started testing program using several set-ups
  - Laser setup
    - analog characteristics
    - Pixel tests
  - Source runs with <sup>55</sup>Fe and <sup>90</sup>Sr
  - Test beam

Work ongoing to test unformity of threshold and gain
Report today on testbeam

### **MAPS** testbeam

- Desy 10-17 Dec. 2007 (or + 9 months)
  - Extremely tight schedule...
- 4 sensors, PMT pair
  - ▶ 3, 6 GeV e<sup>-</sup>
  - With/without W pre-shower material
  - Threshold scans
- Design allows to cope with pixel-to-pixel variations
  - Foreseen to calibrate channel-bychannel (no built in calib<sup>n.</sup>)
- As we had
  - Moderate pixel-pixel variations
  - Insufficient time before beam test
- Forced to set high threshold to keep noise/rate acceptable for reliable operation
  - Ran without problems for whole run
- Will not quote efficiency today



7

### USB\_DAQ crate



Marcel Stanitzki

SiD Workshop, RAL, 15-Apr-2008

## Experimental area





Science & Technology Facilities Council Rutherford Appleton Laboratory

8

Marcel Stanitzki

## PMT trigger



SiD Workshop, RAL, 15-Apr-2008

### Sensor setup in testbeam



### **Concentrate on shapers**



### Strategy

- Want to start with the highest purity sample we can
- Scintillators behaviour "not optimal"

### Ensure sensor hits genuine

- Use clusters of hits initially, not single pixels
- Can we match clusters between sensors?



## Timestamp within train



Basic data validity check

Clusters uniform in timestamp within train

Indicates buffers not saturating

# Layer-layer correlations: x

#### hThroughTrackXOffset



SiD Workshop, RAL, 15-Apr-2008

16

# Layer-layer correlations: y

### hThroughTrackYOffset



SiD Workshop, RAL, 15-Apr-2008

17

## Layer-layer alignment



Look at absolute offset of the matched cluster on S8 with respect to S2's coordinate system.

Find strongly correlated offset of

(3,4) pixels.

- Most likely cause, relative sensor alignment.
- Still, taking all equipment setup into account a, 250 μm

offset is very good!

### Summary

- MAPS ECAL: alternative to baseline design (analogue SiW)
  - Multi-vendors, cost/performance gains
  - New INMAPS deep p-well process (optimise charge collection)
  - Four architectures for sensor on first chips
  - Tests of sensor performance ongoing
  - Physics benchmark studies to evaluate performance relative to standard analogue Si-W designs for SiD (also ILD)

### <u>Future plans</u>

- Recognised as "generic" sensor technology with "generic" applications
- Much interest to continue development of concept for ECAL
  - Including for SiD
- Systematic studies of pixel to pixel gain and threshold variations
  - Absolute gain calibration
  - Second sensor...

## Backup/spares

### Tracking calorimeter



SiD Workshop, RAL, 15-Apr-2008

# CALICE INMAPS TPAC1

First round, four architectures/chip (common comparator+readout logic)



0.18µm feature size



INMAPS process: deep p-well implant 1 µm thick under electronics n-well, improves charge collection

4 diodes Architecture-specific Ø 1.8 μm analogue circuitry

## **Device** level simulation

- Physics data rate low noise dominates
- Optimised diode for
  - Signal over noise ratio
  - Worst case scenario charge collection
  - Collection time



### Attention to detail 1: digitisation



### [J.Ballin/A-M.Magnan]

SiD Workshop, RAL, 15-Apr-2008

### System considerations

A Tera-Pixel ECAL is challenging

### Benefits

- No readout chips
- CMOS is well-known and readily available
- Ability to make thin layers
- Current sources of concern
  - DAQ needs
  - Power consumption/Cooling

# DAQ requirements

- $O(10^{12})$  channels are a lot ...
- Physics rate is not the limiting factor
- Beam background and Noise will dominate
- Assuming 2625 bunches and 32 bits per Hit
  - 10<sup>6</sup> Noise hits per bunch
  - ~O(1000) Hits from Beam background per bunch (estimated from GuineaPIG)
- Per bunch train
  - ~80 Gigabit / 10 Gigabyte
  - Readout speed required 400 Gigabit/s
  - CDF SVX-II can do 144 Gigabit/s already

# **Cooling and power**

- Cooling for the ECAL is a general issue
- Power Savings due to Duty Cycle (1%)
- Target Value for existing ECAL ASICS
  - ▶ 4 µW/mm2
- Current Consumption of MAPS ECAL:
  - ▶ 40 µW/mm2 depending on pixel architecture
  - TPAC1 not optimized at all for power consumption
- Compared to analog pad ECAL
  - Factor 1000 more Channels
  - Factor 10 more power
- Advantage: Heat load is spread evenly

# Thermal properties

### Orientation: Chip top view



### [Marcel Stanitzki]

SiD Workshop, RAL, 15-Apr-2008

# **Physics simulation**

- MAPS geometry implemented in Geant4 detector model (Mokka) for LDC detector concept
- Peak of MIP Landau stable with energy
- **Definition of energy:**  $E \propto N_{pixels}$
- Artefact of MIPS crossing boundaries
  - Correct by clustering algorithm
- Optimal threshold (and uniformity/stability) important for binary readout





# The CALICE TPAC1

- 50x50 μm cell size
- Comparator per pixel
- Capability to mask individual pixels



- 4 Diodes for ~uniform response w.r.t threshold
- 13 bit time stamp (>8k bunches individually tagged)
- Hit buffering for entire bunch train (~ILC occupancy)
- Threshold adjustment for each pixel
- Usage of INMAPS (deep-p well) process

### [Marcel Stanitzki]

SiD Workshop, RAL, 15-Apr-2008