IMPERIAL

High-speed data processing in particle physics experiments

Alex Tapper

Altera, 15th December 2025

1

About me..

- Particle physicist
 - Oxford → Imperial → Hamburg → Geneva ↔ Chicago
 - Build, operate and analyse data from large experiments in huge collaborations
 - Data acquisition and realtime data filtering/analysis






https://www.hep.ph.ic.ac.uk/~tapper/

CERN & Large Hadron Collider







Detectors






Detectors







LHC & CMS in numbers




- 10 000 magnets to control beams
- Temperature -271.3 C
- Vacuum 10⁻¹³ atmospheres
- Beams made up of bunches of particles
- Around 3000 bunches, each 10¹¹ particles
- Complete the 27km orbit 11000 times a second
- Collisions at 40 MHz

LHC & CMS in numbers







- 40 MHz collision rate x 1-8 MB per event = O (100 TB/s)
- On detector ASICs noise reduction, pedestal subtraction, store in FIFO
- Impossible to store all data → required to filter data → buffer on detector O(10µs)



- 40 MHz input rate 100 kHz output rate
- Process in O(10μs) fixed latency → algorithms O(1μs)
- Coarse/approximate detector information currently classical algorithms



- 100 kHz input rate O(10 KHz) output rate 40 GB/s
- Software system 30 000 x86 CPU cores + GPU accelerators (Alpaka lib)
- GPU offload 40% of processing leads to 70% improvement in throughput




- Software system ~500 000 x86 CPU cores distributed throughout world
- Also able to use ARM based resources, GPU and HPC resources where available
- Custom data and job management systems Exa Byte dataset



https://serenity.web.cern.ch/serenity/

- Generic data processing engine
- Advanced Telecommunications standard (ATCA)
- Samtec Firefly optical Rx/Tx 124 optical links
 @ 28 Gb/s
- Single large FPGA typically AMD Virtex UltraScale+ VU13P (4 SLRs) — also other variants
- Kria onboard control: Zync FPGA+ARM SoC
- Up to 7 Tb/s bandwidth







- Small boxes represent individual FPGAs
- Data processing partitioned in space and time
- Optical links with custom protocol (no forward error correction)
- Overall ~700
 FPGAs in backend/filtering system

Future challenges

https://cds.cern.ch/record/2815292







- Upgrade to be completed by 2030 continue running until ~2040
- Higher intensity collisions → new detectors → larger data sizes

Solutions

- Hardware filtering upgrade FPGAbased processors — ML algorithms
- Stream processing hybrid hardware/software — new ideas
- Software filtering heterogeneous computing — co-processor — laaS
- Offline processing cloud, HPC, heterogeneous computing ...



Al on FPGA: challenges & advantages




Challenges

- Need to operate with strict, fixed, latency constraints
- Limited FPGA resources model size critical

Advantages

- Fine-grained/resource parallelism allows for low latency
- Pipelined allows for high throughout
- Low power compared to CPU/GPU
- Custom data types tailor at low-level to model

Al on FPGA: skillset & toolchains




- Engineers, typically also designers of custom electronics systems
 - VHDL framework firmware: data handling (links), clocking etc.
- Physicists (including students)
 - HLS (C++) for non-ML algorithms e.g. clustering, Kalman filter ...
 - ML algorithms using high-level tools
 - VHDL glue together e.g. framework → hand crafted variables → ML model

Toolchain

Currently main expertise AMD (Vivado/Vitis) — Stratix before ~2015

FastML tools: hls4ml






- Take ML models from your favourite framework
- Convert to HLS C++ → different targets (backends)
- Build IP core → integrate into board firmware

arXiv:2512.01463

FastML tools: hls4ml







- New features depth-wise convolutions, high granularity quantisation support, working on transformer support
- Code optimisation based on feedback from Altera of the OneAPI backend — efficient placement or variables
- Feedback to Altera on single bit fixed point support


FastML tools: parallelism

Control over resources → necessary to optimise firmware core

Reuse factor — unrolling controls parallelism







https://github.com/fastmachinelearning/hls4ml-tutorial

FastML tools: precision

Control over resources → necessary to optimise firmware core


<width bits, integer bits>


0101.1011101010



Precision — tune to give optimum data type for model


Weights and activations






FastML tools: pruning

- Standard technique in ML ops
 - Remove weights, nodes, layers with low weights
 - Check accuracy
 - Repeat while accuracy loss is acceptable
- Large reduction in resource usage possible while retaining high accuracy







FastML tools: QAT

Quantisation Aware Training


- More sophisticated optimisation of precision
- Model quantisation is included in training forward pass → training can adapt robustly to quantised data types
- Provides better optimisation than posttraining quantisation
- Example using QKeras (Google)






FastML tools: HGQ

- High Granularity Quantisation
 - Combination of pruning and quantisation
 - Quantisation per weight, bias and activation — high granularity
 - Bit widths optimised during training — pruning occurs automatically when width = 0
 - Incorporates estimate of resource usage in training (EBOPS)






$$\mathcal{L} = \mathcal{L}_{\text{base}} + \beta \cdot \overline{\text{EBOPs}} + \gamma \cdot \text{L1}_{\text{norm}}$$

arXiv:2405.00645


FastML tools: DA

- Constant Matrix Vector Multiplication (CMVM)
 operations optimised using Distributed Arithmetic
- Splits multiplications into additions and bit-shifts to further reduce the FPGA resource usage after quantisation



$$y_1 = 3x_1 + 11x_2$$


$$\xrightarrow{\mathbf{x}_2} \quad \overset{\mathbf{x}_1}{\downarrow}$$




arXiv:2507.04535

Future algorithms: transformer

- Example
 - Jet tagging → examine attention between vectors of particles to classify combination



• Large numbers of particles — complexity grows O(n²)





arXiv:2510.24784


Future algorithms: transformer

- Using the tools discussed:
 - HGQ & DA fully parallel ~100 ns latency 350K EBOPs
- Three low-level input features five classes output


arXiv:2510.24784









Future experiments





Flagship US neutrino experiment — 2030+

— T2K-only 1σ NOvA-only 1σ _ 1σ 2σ 3σ



https://lbnf-dune.fnal.gov/

FastML community










- Growing community interested in using fast machine learning for science
- Annual workshop established with strong participation
- Particle physics, neuroscience, biology, fusion, astronomy... Altera, AMD, Nvidia, Groq, Graphcore...

FastML foundation

- Working towards a non-profit foundation to support FastML tools, training and outreach
- Advisory Board with representatives from all academic and industry members
- Currently 30+ members
- Membership through attendance at annual workshop





https://fastmachinelearning.org/

(to be updated soon ...)

Opportunities

- Masters & PhD student projects
- Input into courses and materials
- Collaborate on 6 or 9 month projects with partners





Summary/conclusions

- Broad approach to future challenges: FPGA, GPU, HPC, AI, laaS ...
 - Machine learning set to be key low latency niche is a focus
- Looking further ahead starting to plan for future experiments > 10 years away
 - Intelligent detectors processing on detector
 - High-speed machine learning in network processing …
 - Quantum algorithm development
- Wide range of opportunities to collaborate with industry partners