### **TPAC1.1** progress

Jamie C 25<sup>th</sup> June 2008

## Status

- FDR changes
  - Single variant 2 implemented across all bulk pixels
  - Pixel layout changes as recommended
  - New resistor layout(s)
  - New test pixels as 3x3 blocks of old/new shaper design
  - Larger bond pads
  - Assorted test devices to occupy spare pad sites
  - Changes for Hi-Res processing
- LVS & DRC
  - Top (without pads) ok, including 18 test pixels
- To do
  - Add test devices to top level schematic/layout
  - LVS including pad cells
  - Antenna checks
  - Auto-fill where necessary
  - DRC the DPW rules
  - Tape out/in & repeat all checks

# Resistors (again)

- Now have a better understanding
  - Previous suspicions were unfounded...
  - In the calculation of resistance, the drawn width is adjusted by a -∆W term which is large relative to our W: ~O(30%)
  - Some earlier versions of the tools incorrectly omitted this term, leading to incorrect resistance calculations and my subsequent misunderstanding
- Potential issue with resistor matching
  - Various contributing factors in processing
  - Foundry will send me some more data on variation of this  $\Delta W$  term
  - Mismatch models probably don't account for variation of this term
  - Recommended minimum width makes this ∆W insignificant: ~O(3%) but is impractical in the pixel.
  - Most likely cause of lower-than-expected gain in shapers, although the drawn geometry was actually ok
- Recommended action
  - Target 4Mohm (as original design) but use the larger available space to increase resistor width to improve potential issues with  $\Delta W$ .
  - Can achieve 4.2Mohm with wider resistor, giving  $\Delta W = \sim O(21\%)$
  - Test structure resistors of the old and new resistor that can be easily measured on each device for monitoring variance

## Parasitics in the pixel

- Reduced to < original design</li>
  - 13.7fF



Guard ring → diode node separation increased where possible



#### Pixel <M2



#### Pixel < M4

### **Test Pixels**



# Changes for Hi-Res Epi

- Placed a NWELL guard ring around the bulk pixels
  - 2.1um wide constant track around bulk pixels & logic
  - Connected to old VRST pads for external drive
    - (jumper/dac on PCB)
  - Additional guard ring around test pixels
- Placed DPW everywhere except pixels

### Guard ring: Example

	enter a contractor de la c
a na manana a sa kanana na kana	
	ender an eine ander ender an einer an e
	이는 말에 다 듣는데 다 듣는데 다 듣는데 다 같이 같이 같이 같이 않는 것이 없다.
·····································	
	a <u>an an a</u>

### Test structures

		PADS
•	Transistors	
	<ul> <li>Nmos (lv/hv) for characterisation, noise measurement, based on unit cell based on input transistor in preShape pixel design</li> </ul>	15
	<ul> <li>Pmos (lv/hv) for characterisation, noise measurement</li> </ul>	
	<ul> <li>Additional long device (TBC)</li> </ul>	
•	Diodes	0
	<ul> <li>1000 diodes for leakage current measurements</li> </ul>	2
•	Capacitors	
	<ul> <li>O(1pF) made from the 1x1um pixel cells in parallel</li> </ul>	
	<ul> <li>O(0.5pF) made from parallel units of 2 series capacitors</li> </ul>	3
•	Nwell-Nwell isolation	3
•	Resistors	2
	<ul> <li>Original 4MΩ</li> </ul>	5
	<ul> <li>New wider 4.2MΩ</li> </ul>	
	<ul> <li>– 2* 4MΩ resistors with larger widths to monitor matching/variance for future projects</li> </ul>	
•	Foundry will place an extra strip of their standard PCM structures	0
	<ul> <li>One with, one without DPW</li> </ul>	
	<ul> <li>Will be tested as part of their standard procedure → immediate and directly comparable data for identical structures with/without DPW</li> </ul>	