



pulse train (8) with one large (10MIP) signal (4th pulse)



set variable "hittime" to specify time of first hit  
set variable "hitperiod" to specify interval between subsequent hits

pulse train (8)  
numele\*4




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	simplexpixel_preshape_miphit
Last QA Review	
Last Changed	Oct 12 19:10:30 2006

# Charge Source Follower

VDDA  
VSSA

# Differential Shaper

# Comparator [NMOS-Half]



NB: Connect Rfb for noise analysis

i(prebias1) = 1.5uA nom.  
 i(prebias2) = 1.5uA nom.  
 precascn = 0.65v  
 i(sfbias) = 1uA nom.

i(diffbias1) = 1.9uA nom.  
 Vdcpoint = 1.0v nom.  
 Diff shaper cascodes  
 (n) = 1.0v +/- 200mV  
 (p) = 750mV +/- 50mV  
 i(diffbias2) = 1uA nom.

i(compbias1) = 250nA nom.  
 VdcThreshold = Vdcpoint - Vth (35mV nom)

Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixel_prechopa_new
Last QA Review	
Last Changed	Oct 13 10:05:29 2006


RAL Microelectronics Group



250nA


VDDA

VSSA



RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	comp_pbackend
Last QA Review	
Last Changed	Oct 12 11:06:18 2006





### RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	logic_inv_x1
Last QA Review	
Last Changed	Sep 28 11:46:11 2006

# Preamp Bias




SF

VDDA  
VSSA  
Enable  
EnableB



# Diff Shaper Bias

Comparator



# ARRAY CIRCUITS




RAL Microelectronics Group			
Project	Tera-Pixel APS for CALICE		
Library Name	calice_feasibility		
Block Name	pixbias_prshcm_arr_new		
Last QA Review			
Last Changed	Oct 12 14:31:31 2006		



# Preamp





SF

VDDA  VSSA 



# Diff Shaper Bias

# Comparator Bias



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixbias_prshcm_sim_new
Last QA Review	
Last Changed	Oct 12 13:39:59 2006

VSSA



Vdcpoint = 1.0v nom.

Diff shaper cascodes

(n) = 1.0v +/- 200mV

(p) = 750mV +/- 50mV



VdcThreshold = Vdcpoint - Vth (35mV nom)



Preamp cascode voltage 0.65V nom.



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_feasibility
Block Name	pixbias_voltages_new
Last QA Review	
Last Changed	Oct 10 14:29:51 2006