



RAL Microelectronics Group

RAL Microelectronics	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	sim_comp_doubledif3
Last QA Review	
Last Changed	Nov 30 10:17:18 2006



RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice-circuits
Block Name	comp_ddrmos_pix
Last QA Review	
Last Changed	Nov 24 11:27:15 2006

AT ROW LOGIC




RAL Microelectronics Group


RAL Microelectronics	
Project	Tera-Pixel APs for CALICE
Library Name	calice_circuits
Block Name	comp_ddpmos_pix_trim
Last QA Review	Nov 28 16:00:25 2006
Last Changed	Nov 28 16:00:25 2006




## Preamplifier Bias




## SF



## Comparator



## Diff Shaper Bias




## ARRAY CIRCUITS


RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_pshom_arct_new
Last QA Review	
Last Changed	Oct 16 18:12:18 2006

ARRAY  
CIRCUITS


# Preamplifier




# D<sup>+</sup> Diff Shaper Bias



# SF




# Comparator Bias




RAL Microelectronics Group	
Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	pixbias_prshcm_sim_new
Last QA Review	
Last Changed	Oct 16 18:12:59 2006

RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_feasability
Block Name	logic_inv_x1
Last QA Review	
Last Changed	Sep 28 11:46:11 2006



VDD  
VSS



RAL Microelectronics Group

Project	Tera-Pixel APS for CALICE
Library Name	calice_circuits
Block Name	column_load_1bit
Last QA Review	
Last Changed	Sep 28 14:10:30 2006

